| |
|
  Home
|
ISE 11.0 : Xilinx VLSI Design Software (Web Pack)
|
Today's digital designers face steep challenges
Reducing design cycles to meet aggressive deadlines
Achieving greater performance, lower cost
Addressing growing design complexity and domain specific requirements
Addressing the demands for product differentiation
The ISE Design Suite delivers a complete methodology for Xilinx Targeted Design Platforms enabling designers to :
Achieve greater designer Productivity
Focus on design differentiation
Shrink time to production
Attain breakthrough performance, power and cost benefits
The ISE® Design Suite is truly a next-generation advance in Xilinx FPGA design environments, offering unprecedented benefits in three distinct
but interrelated categories; productivity, time to design completion and quality of results.
In addition, the ISE Design Suite provides a tighter connection between embedded and DSP flows to enable integration of designs that contain
embedded, DSP, IP and user blocks in one system. To better serve users familiar with differing design environments, the new ISE Design Suite
provides specific accommodations for designers ranging from the push-button user to the ASIC designer.
Focus on the Design, not the Tools
Instead of addressing the problem in terms of individual fixed tools, the ISE Design Suite targets the required or preferred methodology for each
user to better address their specific needs with the appropriate design flow. At this level, the design language may vary from HDL (VHDL / Verilog )
to C, C++, Matlab® software from The Mathworks. Likewise, design abstraction moves up from the block or component level to the system level.
The result is a methodology and complete design flow tailored to each user profile that provides complete design creation, design
implementation and design verification.
User-specific Configurations
ISE Design Suite is available in four different configurations aligned to your preferred methodology logic, embedded, DSP or system design.
|
ISE Design Suite: Logic Edition
The ISE Design Suite: Logic Edition delivers a complete solution for logic and connectivity design providing the front-to-back base methodology
and IP required for the Base Platform. The Logic Edition includes Xilinx exclusive tools and technologies for design entry, synthesis,
implementation and verification to help achieve optimal design results in the shortest time.
ISE Design Suite: Embedded Edition
The ISE Design Suite: Embedded Edition delivers all of the features, technologies, and IP found in the Logic Edition plus additional tools, including
the IP, required for Xilinx Platform FPGA designs with embedded PowerPC® hard processor and/or MicroBlaze™ soft processor cores. The
Embedded Edition supports the base methodology required for the Embedded Domain Targeted Design Platform. Designers have access to the
Xilinx Platform Studio (XPS) tool suite delivering a graphical environment and command line support for developing hardware platforms for
embedded applications.
ISE Design Suite: DSP Edition
The ISE Design Suite: DSP Edition addresses the unique needs of the DSP design methodology. In addition to the tools, technologies and IP in the
Logic Edition, the DSP Edition includes System Generator for DSP, the AccelDSP synthesis tool and the IP required for the DSP Domain Targeted
Design Platform. With System Generator for DSP, developers with little FPGA design experience can quickly create production quality FPGA
implementations of DSP algorithms in a fraction of traditional RTL development times. AccelDSP™ synthesis tool is a high-level MATLAB®
language based tool for designing DSP blocks for Xilinx FPGAs.
|
ISE Design Suite: System Edition
The ISE Design Suite: System Edition includes all of the tools, technologies and IP from the Logic, DSP, and Embedded Editions. The System Edition
delivers a flexible solution for the user who requires a unique methodology which allows powerful DSP functionality in an embedded design or
who wants to dramatically extend their DSP designs through embedded processor capabilities.
|
|
|
|